METHOD TO REDUCE TRANSISTOR CHANNEL LENGTH USING SDOX

ABSTRACT

An improved method of reducing transistor channel length is shown. The physical channel length is reduced below a length set by the minimum lithographic feature size by implanting source/drain region extensions. The physical gate width is then narrowed by oxidizing the walls of the gate. The combination of narrowing the physical channel length and narrowing the physical gate width results in an effective channel length L_{eff} that is more narrow than possible using lithography alone. The negative side effects of increasing effective gate thickness are eliminated through the use of a barrier layer.

"Express Mail" mailing label number: <u>EL671639124US</u>

Date of Deposit: March 16, 2001

This paper or fee is being deposited on the date indicated above with the United States Postal Service pursuant to 37 CFR 1.10, and is addressed to the Commissioner for Patents, Box Patent Application,

Washington, D.C. 20231.